Closed-form expressions for a crosstalk noise amplitude and worst-case delay in capacitively coupled two-line and three-line systems are derived assuming bus lines and other signal lines in a VLSI. Two modes are studied; a case that adjacent lines are driven from the same direction, and the other case that adjacent lines are driven from the opposite direction. Beside, a junction capacitance of a driver MOSFET is considered. The closed-form expressions are useful for circuit designers in an early stage of a VLSI design to give insight to interconnection problems. The expressions are extensively compared and fitted to SPICE simulations. The relative and absolute errors in the crosstalk noise amplitude are within 63.8% and 0.098 E (where E is a supply voltage), respectively. The relative error in the worst-case delay is less than 8.1%.
Introduction
Interconnection related issues become more and more important in estimating VLSI behavior [1] . For instance, a coupling capacitance is getting comparable to a grounding capacitance, and crosstalk noise may cause malfunction and timing problem, particularly, in dynamic circuits. Even in static circuits, noise may generate unexpected glitches, which gives rise to timing and power issues as well.
Several attempts have been made to treat crosstalk noise and delay in capacitively coupled interconnections [2] - [7] . Although [2] , [3] handle crosstalk noise in coupled RC lines, the interconnections are not distributed lines. [4] is limited to delay estimation in a two-line system. [5] - [7] describe both delay and crosstalk noise but do not give closedform expression, which are useful for EDA implementation while it is too complicated for circuit designers. Moreover, they are restricted to the case that adjacent lines are driven from the same direction (hereafter, same-direction drive), and do not reflect on a junction capacitance of a driver MOS-FET.
This paper extends analysis of crosstalk noise and worst-case delay to another general case that adjacent lines are driven from the opposition direction (hereafter, oppositedirection drive). In addition to the two-line system, we ana- lyze a three-line system. The derived expressions are useful for circuit designers in estimating crosstalk noise and worstcase delay, and give insight to coupling related issues in an early stage of a VLSI design. Note that we do not consider an inductance, L, and mutual inductance, M, in this paper since they do not affect delay and crosstalk noise very much in future copper processes [8] , [9] . This paper is organized as follows. In the next section, we will mention basic equations of capacitively coupled distribution lines. In Sects. 3 and 4, we will discuss crosstalk noise and worst-case delay in the same-direction and opposite-direction drive cases, respectively. Finally, a summary follows in Sect. 5. 
Basic Equations
where v i (x, t) (i = 1, 2) is a voltage of the line i. r i , c i , and c c are a resistance, a capacitance, and a coupling capacitance between the lines per unit length. Since a bus and other wiring structures laid out on a same level have a same resistance and capacitance per unit length, we hereafter assume r 1 = r 2 = r and c 1 = c 2 = c. In this paper, we do not consider lines on different levels because lines on upper and lower levels cross at right angle, and a coupling capacitance between them is negligible.
In the three-line system in Fig. 2 , the following equation set holds; 
(1) and (2) can be represented as follows;
where n = 1 and n = 2 hold in the two-line and three-line systems, respectively. (3) can be rewritten as follows;
where η = c c /c. With a linear transformation, (4) turns out to the following equation set;
where p = (n + 1)η + 1. v 1 + nv 2 and v 1 − v 2 are called a fast and slow wave, respectively.
Same-Direction Drive
In this section, the case that adjacent lines are driven from the same direction is treated as illustrated in Fig. 3 . As the boundary conditions, we account for an equivalent resistance of a driver MOSFET, R t , an equivalent junction capacitance of the driver MOSFET at the drain, C j , and an equivalent capacitance of a receiver MOSFET, C t , as follows; where E i (i=1, 2) is a step voltage at the driving point of the line i. l is a line length. Then, we introduce the concept of the fast and slow wave mentioned in Sect. 2. (5) is replaced as follows;
where
The boundary conditions, (6), can be replaced as well;
On the other hand, in a single distributed RC line in Fig. 4(a) , it is well known that the telegraph equation, (9) , with the boundary conditions, (10) , has the approximate solution, (11) , at the receiving end [10] ;
where R = rl, C = cl, R T = R t /R, and C T = C t /C. Namely, R and C are the total resistance and capacitance of the line. τ ElmoreWithoutCj is the Elmore delay [11] of the line without C j , and is R T C T + R T + C T +0.5. As shown in Fig. 4(b) , if C j is considered, the Elmore delay is replaced as τ ElmoreWithCj = R T (C T + C J ) + R T + C T + 0.5, and thus (11) is rewritten as follows;
is a solution to the single distributed RC line with C j , and can be extended to the fast and slow waves. Based on the boundary conditions, (8), we make
Since v fast = v 1 + nv 2 and v slow = v 1 − v 2 , v 1 and v 2 are expressed with the linear combination as follows;
Finally, the following expression for v 1 holds;
Since we assume that the line 1 is a victim and the line 2 is an aggressor in this paper, we will focus on v 1 but not v 2 .
To verify the validity of (15) and other expressions described later on, we compare them to HSPICE simulations. Note that all HSPICE simulations in this paper are carried out using a 10-stage π-type RC model instead of a distributed RC line model. We prepare the following parameter sets for wide-range comparison in terms of η, R T , C T , and C J ;
• η → {0, 0.1, 0.2, 0.5, 1, 2, 5, 10}.
•
That is, the number of combinations is 4,096
Unfortunately, since (15) is originally derived from the approximate solution, (11) , and besides the Elmore delay, τ ElmoreWithC j , is assumed in (12), (15) does not fit to the HSPICE simulations very much, particularly, at a large value of C J . For instance, the relative delay error in (15) reaches 14.6% when η = 0, R T = 0.1, C T = 0.5, and C J = 10 even though η is zero and there is no coupling effect. To suppress the relative error down to 10%, we introduce a fitting technique with MATLAB Optimization Toolbox [12] , and put fitting terms to (15). (15) is rewritten as follows;
where a 1 and a 2 are fitting parameters. The fitting terms are inserted so that (16) becomes (15) when C J =0 (see Appendix A.1 for more detail).
Crosstalk Noise Amplitude
In the crosstalk noise estimation, we substitute E 1 → 0 and E 2 → E in (16) as follows;
The crosstalk noise comparison between (17) and the HSPICE simulations are shown in Fig. 5 when n = 2, η = 1, and R T = C T = C J = 0, where the noise peak in the HSPICE simulation is 0.4E. This means that the noise induced by the crosstalk goes up to 40% of the signal swing on this condition, which often happens in VLSI designs and may cause malfunction, particularly, in dynamic circuits. By differentiating (17) and solving ∂v 1 /∂t=0 in terms of t, we can obtain the time to give the noise peak, t p,same , and then can find the noise peak itself. However, since (17) is monotone increasing function when t/(RC) ≤ 0.1p 
By putting (18) back to (17), the noise peak, v p,same , is obtained as follows;
(19) does not include the fitting parameter a 1 but a 2 . For v p,same , since a 2 =0.70 makes the absolute error least in the both cases that n=1 and n=2, we set
is optimum, and thus (18) can be rewritten as follows;
3.1.1 Case that n = 1 (two-line system)
The relative error of t p,same in (20) is as much as 55.4% when η = 0.1, R T =0.5, C T =0, and C J =10, while the absolute error of v p,same in (19) is 0.033E (3.3%) as shown in Fig. 6 when η = 5, R T =0.1, C T =1, and C J =10. Note that the value is an absolute error.
To minimize a relative error in a crosstalk noise amplitude, a 2 = 0.78 is better fitting than a 2 = 0.70. The relative error of v p,same in (19) is 24.0% ((19) = 3.48 × 10 −3 and HSPICE = 4.32 × 10 −3 ) when η = 0.1, R T =10, C T =0, and C J =10. Like this, a small absolute error results in a large The absolute error of v p,same is 0.044E (4.4%) as depicted in Fig. 7 when a 2 =0 .70, η = 10, R T =10, C T =0, and C J =10, although the worst-case relative error of t p,same is as much as 56.8% when η = 10, R T =0, C T =0, and C J =10.
The relative error of v p,same is 23.9% ((19) = 6.93×10
and HSPICE = 8.59 × 10 −3 ) when a 2 =0.78, η = 0.1, R T =10, C T =0, and C J =10. Table 2 is an error table when v p,same is varied.
Delay
As expressed in (16), v 1 depends on values of E 1 and E 2 . In the delay estimation of the line 1, although we make E 1 → E, E 2 has three cases;
• E 2 → E indicates an in-phase drive, where the adjacent lines are driven in phase. In this case, v 1 (x,t) = v 2 (x,t) holds at any position at any time because E 1 = E 2 = E, which means that no current flows between a coupling capacitor and the coupling capacitance can be canceled out even if there is some capacitance between the lines. This phenomenon can be explained as a kind of the Mirror Effect that makes c c = 0, and thus η = 0 represents the in-phase drive by definition.
• When E 2 → 0, we call it an E 2 = 0 drive, where the line 1 is only driven and the line 2 is not.
• The last case that E 2 → −E is an out-of-phase drive, where the adjacent lines are driven out of phase.
The delay comparisons between (16) and the HSPICE simulations in the three cases are shown in Fig. 8 when n = 2, η = 1, and R T = C T = C J = 0. η = 1 means that a coupling capacitance is equal to a grounding capacitance, which often happens in VLSI designs. The figure shows that the delays in the same-direction drive case fluctuate from 0.38RC to 1.98RC according to the E 2 drives, and the outof-phase drive has the worst-case delay. In this paper, the worst-case delay is discussed as a line delay (on the bestcase delay, see Appendix A.3).
As the worst-case delay, we substitute E 1 → E and E 2 → −E in (16), but this equation does not have a positive value when t/(RC) ≤ 0.1p+a 1 √ R T C J in the case of the outof-phase drive. Hence, the region in which t/(RC) > 0.1p + a 1 √ R T C J is only to be considered in the delay estimation, where (16) is rewritten as follows; 
Then, to find the line delay, t pd,same , v 1 (l, t)/E in (21) is set to 1/2, and we need to solve the following equation in terms of t pd,same ; 1 n+1
3.2.1 Case that n=1 (two-line system) t pd,same in (22) is easily solved if n=1 as follows;
Compared with the HSPICE simulations, a 1 =0.19, and a 2 =1 are optimum in (23), where the relative error is 6.9%. Thus, t pd,same finally becomes as follows;
The worst-case relative error happens when η = 0, R T = 0.5, C T =0, and C J =10 as depicted in Fig. 9 .
Case that n = 2 (three-line system)
If n = 2, (22) becomes a sum of two exponential functions and can be represented as the following function, f ;
Then, we assume that (25) is approximate to the following single exponential function, g;
Here, we introduce the moment matching method [13] using (25) and (27) as follows;
where m i and n i (i = 0, 1, 2, . . . , j, j+1, . . .) are the i-th order moments of f and g, respectively, and we assume m i = n i based on the moment matching method. Once we obtain m j and m j+1 , τ same and k same are given as follows;
Then,t can be reached as follows; where j is a fitting parameter. Again by being compared with the HSPICE simulations, a 1 =0.19, a 2 =1, and j=2, are obtained as the optimum condition. Therefore, (30) can be rewritten as follows;
(32)
The worst-case relative error in (31) is 6.9% as well as the case that n=1 when η = 0, R T =0.5, C T =0, and C J =10. On this condition, the waveforms are the same as Fig. 9 .
Opposite-Direction Drive
In this section, the case that adjacent lines are driven from the opposite direction in Fig. 10 is handled. With the Laplace transformation, (5) is replaced in the s-domain as follows;
The solutions to (33) are expressed as follows; where K 1 , K 2 , K 3 , and K 4 are integration constants. With linear combination, (34) is rewritten as follows;
Finally, the following expressions are the general solutions to (33) in the s-domain;
where the integration constants, K 1 , K 2 , K 3 , and K 4 are to be taken from boundary conditions, which in the t-domain are as follows;
(37) can be replaced in the s-domain as follows.
Crosstalk Noise Amplitude
Unless R t , C t , and C j are all zero, we cannot easily solve noise peak since analytical expressions turn out to be very complicated. The case that R t = C t = C j = 0, however,
gives the worst-case scenario in terms of the noise peak because coupling effect is mitigated if R t , C t , or C j is not zero. The noise peak in the HSPICE simulation are shown in Fig. 11 when n = 2, η = 1, and R T = C T = C J = 0, where the amplitude is 0.4E as well as the same-direction drive case. At first, we treat the case that R t = C t = C j =0, and extend it to a general case. The boundary conditions, (38), can be rewritten as follows when
(36) with the boundary condition, (39), yields the following equation set;
where γ 1 = √ sRC and γ 2 = √ spRC. In noise-peak estimation, we substitute E 1 → 0 and E 2 → E, and solve (40) in terms of K 1 , K 2 , K 3 , and K 4 . By putting them in (36), V 1 (0, s) is obtained as follows; .
The noise peak, v p,oppo , can be calculated with the following initial value theorem of the Laplace transformation because v p,oppo is given when t = 0 if R t = C t = C j = 0; Fig. 11 Crosstalk noise in HSPICE simulation (opposite-direction drive).
Then, for a general case that R t , C t , or C j is not zero, we extend (42) and introduce the fitting terms with the fitting parameters, d 1 , d 2 , d 3 , and d 4 , to it as follows;
where the fitting terms are inserted so that (43) 
.14, and d 4 =0.94 are optimum for the least absolute error. The absolute error of v p,oppo is 0.098E(9.8%) when η = 5, R T =10, C T =0.2, and C J =1 as shown in Fig. 13 . Fig. 12 Worst-case absolute error in crosstalk noise amplitude (n=1, opposite-direction drive). 
Delay
In order to obtain a line delay, we again introduce the moment matching method [13] . As shown in Fig. 14 , we assume that an approximate voltage waveform at the receiving point v 1 (0,t) has a form of exponential function with a time constant, τ oppo , and pure delay, t 0 , as follows;
Then, the coefficients of the zero-th order moment, M 0 , and first order moment, M 1 , in the exact solution to (36) are supposed to be matched to those in the approximate voltage waveform as follows;
where the left-hand side is the Taylor expansion of V 1 in (36), and the right-hand side is that of the approximate voltage waveform in Fig. 14 . Thus, the following equation set holds;
The solutions to (46) are as follows;
Finally, the line delay, t pd,oppo , can be expressed as follows;
where M 0 and M 1 can be obtained as follows from (36) and the boundary conditions, (38);
The delay comparisons between (44) and the HSPICE simulations are shown in Fig. 15 when n=2, η = 1, and R T = C T = C J = 0. The delays in the opposite-direction drive case fluctuate from 0.25RC to 1.90RC according to the E 2 drives, and the out-of-phase and in-phase drives have the worst-case and best-case delays, respectively. As well as the same-direction drive case, the worst-case delay is discussed as a line delay. See Appendix A.4 for the best-case delay. However, the delay accuracy in the best-case analysis is bad. As described in the previous subsection, when η is large, the crosstalk noise surges at near E/2 or above E/2, which gives a fatal influence to the best-case delay accuracy.
To obtain the worst-case delay, we substitute E 1 → E and E 2 → −E, and then rewrite (49) as follows; 
The worst-case relative error in the case that n=1 happens when η=0, R T =10, C T =10, and C J =0 as shown in Fig. 16 . On the other hand, the worst-case relative error in the case that n=2 occurs when η=0.1, R T =0.1, C T =0.5, and C J =10 as depicted in Fig. 17 . 
Conclusion
The closed-form expressions for the crosstalk noise amplitude and the worst-case delay in capacitively coupled two-line and three-line systems were introduced. The both modes of the same-direction and opposite-direction drives are considered, and a junction capacitance of a driver MOS-FET is also reflected. The relative and absolute errors in the crosstalk noise amplitude, and the relative error in the worst-case delay are within 63.8%, 0.098E, and 8.1%, respectively. They are useful for circuit designers to give insight to coupling related issues in an early stage of a VLSI design.
In summary, we list the expressions and relative errors in Table 5 .
